

Arcing prevention by dry clean optimization using plasma parameter monitoring

Michael Hartenberger
BTU Cottbus


Siegfried Bernhard
Andreas Steinbach
Center for Development and Innovation
Infineon Technologies Dresden

Das diesem Bericht zugrundeliegende Vorhaben wurde mit Mitteln des
Sächsischen Staatsministeriums für Wirtschaft und Arbeit
(Förderkennzeichen 5706) gefördert.
Die Verantwortung für den Inhalt dieser Veröffentlichung liegt beim Autor.


- ❑ Shallow Trench Isolation (STI) etch process - Overview
- ❑ The problem
- ❑ Experimental Sequence (Overview)
- ❑ Basic experiments with CF_4/O_2 Cleans
 - etchrate vs. O_2 - concentration
 - electron collision rate vs. O_2 - concentration
 - clean influence on Conditioning - wafers
 - basic experiment summary
- ❑ Experiments on product wafers
- ❑ Summary
- ❑ Outlook

STI etch process - Overview


a) Starting profile




b) Mask-open step




c) Trench etch step




d) Oxide CVD



e) Planarization




f) A-B:



The problem (motivation)

- ❑ New DRAM product → new recipe for STI etch necessary
- ❑ New recipe generates more chamber wall polymers
 - increased arcing danger
 - more extensive chamber cleaning
- ❑ New dry clean for wall polymer reduction used
 - reduces wall polymers, but
 - Critical Dimension (CD) on product wafers effected
- ❑ → **New dry clean recipe needed with:**
 - effective wall polymer reduction (simultaneously reduces arcing danger)
 - no CD degradation on product wafers

Joined application of impulse detection in the RF stray field and SEERS to fix the arcing problem



- Illustration of impulses observed in RF stray field outside the chamber over one wetclean cycle
- Very high sensitivity, many impulses, but no arcing observed

- Combination of two real time in-situ measurement techniques to solve arcing problem:
 - Impulse detection in the RF stray field outside the chamber will detect breakdowns of the electromagnetic field caused by micro arcing
 - Plasma parameters will help to optimize dry clean and detect heavy arcing

Experimental sequence



- ❑ Determination of suitable O_2 and CF_4 concentration
- ❑ best dry clean recipe tested on resist wafers
- ❑ Shorter clean step - test on resist wafers
- ❑ Dry clean with conditioning step - test on product wafers
- ❑ Changed conditioning step recipe - test on product wafers
- ❑ Variation of clean- / conditioning time - test on resist wafers

Michael
Hartenberger
BTU Cottbus
Siegfried Bernhard
Andreas Steinbach
Center for
Development and
Innovation
Infineon
Technologies
Dresden



Project
PULSAR

04.12.2000
Page 6


Basic experiment with CF_4/O_2 dry cleans (DC)

| | O2 sccm | CF4 sccm | Gesamt sccm | O2 % | CF4 % |
|---|------------|-------------|----------------|---------|----------|
| 1 | 50 | 10 | 60 | 83,3 | 16,7 |
| 2 | 50 | 13 | 63 | 79,4 | 20,6 |
| 3 | 50 | 50 | 100 | 50,0 | 50,0 |
| 4 | 30 | 30 | 60 | 50,0 | 50,0 |
| 5 | 10 | 50 | 60 | 16,7 | 83,3 |

| Experiment | Cond | DC 1 | Cond | DC 3 | Cond | DC 4 | Cond | DC 5 | Cond | DC 2 |
|----------------|------|------|------|------|------|------|------|------|------|------|
| Etchrate meas. | DC 1 | DC 3 | DC 4 | DC 5 | DC 2 | | | | | |


- ❑ Test of dry clean recipes by measurement of resist etch rate on test wafers
- ❑ 5 dry clean (DC) - recipes with varying O_2/CF_4 - ratios to figure out a working recipe
- ❑ First part of experiment:
run conditioning wafers to recondition chamber before each clean

Dependence of etch rate on O_2 - concentration (resist test wafers)



- ❑ Highest etch rates in case of O_2 - concentration being much higher than CF_4 -concentration (dry clean 1 and 2)
- ❑ Lowest etch rate in case CF_4 dominates (dry clean 5)
- ❑ Higher etch rate with higher total gas flow (dry clean 3 vs. dry clean 4)


Dependence of electron collision rate on O_2 – concentration: Bare Si-wafers vs. resist wafers



- The higher the O_2 - concentration, the lower the electron collision rate in dry clean - test at etch rate measurment (red curve)


- But: there are big differences in electron collision rate depending on type of wafer used
 - DC on Si- wafer doesn't have such a big influence on plasma as DC on resist wafers, because of less reaction products from wafer surface (blue curve)

Impact of dry clean on chamber conditioning as measured by monitoring electron collision rate



- Comparison of two different dry clean recipes
- Variation of process time: dry clean 1 > dry clean 2

- First wafer effect depends on clean time:
dry clean 1: 2 ... 4 wafer
dry clean 2: 1 wafer
- Clean process indicates long term chamber drift




Basic experiments - summary

- ❑ General problem:
 - Etch rate is measured on resist test wafers on the cathode
 - It does not reflect etch rate of polymers on the chamber walls directly
- ❑ Result of basic experiments: With higher O_2 - concentration:
 - ➔ higher resist etch rate on test wafers
 - ➔ lower electron collision rate in plasma
- ❑ Dry clean with high O_2 - concentration was chosen for further experiments
- ❑ First wafer effect strongly depends on process time of dry clean. But even short dry clean shows significant impact on first wafer after clean.
- ❑ Conclusions:
 - Application of a **conditioning step** after clean to reduce first wafer effect
 - Ratio between clean step and conditioning step has to be optimized

Experiments on product wafers

- ❑ Experiments on product wafers were done with dry clean recipe chosen from basic experiments (high O_2 concentration)
- ❑ Questions:
 - Does dry clean influence the process on product wafers in the same way as on resist test wafers ?
 - What's the impact of the CF_4/O_2 dry clean on critical dimensions (CD) at STI etch ?
- ❑ ➔ Variation of
 - Conditioning recipe
 - Clean step time
 - Conditioning step time
- ❑ Targets:
 - **Minimize** of first wafer effects and
 - **Maximize** of polymer reduction at chamber wall


Impact of dry clean with conditioning step on product wafers: Critical Dimensions



red points:
first product-
wafer after
each clean


- ❑ First wafer effect is indicated by critical dimensions, measured on product wafers
- ❑ ➔ Chosen dry clean process with conditioning step has still significant impact on critical dimensions at STI etch

Impact of dry clean with conditioning step on chamber conditions – electron collision rate on product wafers




- ❑ First wafer effect, caused by dry clean, is indicated by electron collision rate
- ❑ Additionally electron collision rate indicates drift of chamber conditions (mean down trend)

Correlation top - CD vs. electron collision rate



- ❑ Red points represent first product wafers after dry clean
- ❑ Electron collision rate vs. top- CD does not correlate, although red points are separated from others è because of low top- CD


Impact of dry clean conditioning step without CF_4 / O_2 on Critical Dimension



□ Dry clean with CF_4 / O_2 in clean step, but no CF_4 / O_2 in conditioning step now !

- Now dry clean doesn't seem to have a big influence on critical dimensions
- But: is dry clean still as effective? Polymers are generated in the conditioning step and without CF_4 / O_2 even more → possibly the clean effect is spoiled by the following conditioning step ?)

Electron collision rate at conditioning step without CF_4 / O_2



- No significant first wafer effect after each dry clean

Variation of clean time and conditioning time


□ Notation:

- Clean**L** - long clean (used in last experiments)
- Clean**S** - short clean
- Cond**L** - long Conditioning
- Cond**S** - short Conditioning (used in last experiments)

□ Experiment in 3 runs on resist test wafers:


- Clean**L**/Cond**S**
- Clean**L**/Cond**L**
- Clean**S**/Cond**S**

CleanL / CondS: comparison of plasma parameters




- ❑ But now there *is* a trend in electron density of resist wafers after each dry clean
- plasma parameter response has changed with change in dry clean recipe !


- ❑ There is *no* significant trend in collision rate of resist wafers after each dry clean ...
- ...as it was seen previously with CF_4 / O_2 in conditioning step or even without conditioning step



Comparison of electron density for CleanL / CondS and CleanL / CondL



- Longer conditioning time doesn't seem to cause changes in trend of electron density of following resist wafers




CleanL/CondL

CleanL/CondS

Comparison of electron density for CleanL / CondS and CleanS / CondS

electrondensity vs. time [median]




One point - one wafer

CleanS / CondS

CleanL / CondS

- Shorter clean time reduces first wafer effect on following resist test wafers
- But shorter clean means less polymer reduction at chamber walls !

electrondensity vs. time [median]



One point - one wafer

Summary



- ❑ Electron collision rate and electron density have been used to optimize a new clean recipe at Shallow Trench Isolation etch in AMAT MxP chamber.
- ❑ Both plasma parameters show in real time
 - Dry clean impact on chamber conditions and first wafer effect on product wafers
 - **And** superimposed long term drift effects of chamber conditions
- ❑ The general problem is dry clean optimization by etch rate measurement on resist test wafers. However, wall polymers are etched as well!
- ❑ Because plasma parameters do indicate chamber condition drifts, they can be used to monitor clean efficiency with respect to wall polymers.
- ❑ Therefore plasma parameter measurements can significantly help to improve efficiency & reduce costs of dry clean process development.

- ❑ Dry clean optimisation from economic point of view (i.e. low cleaning incidence)
- ❑ Investigation of new dry clean efficiency, i.e. by determining polymer thickness before each wetclean
- ❑ Observation of inline parameters for products over long time
- ❑ Do plasma parameters at new dry clean behave in a different way, than they did at the old one (long time over one wet clean cycle) ?